Lattice Semiconductor
Figure 14. Example Application
CSIX-to-PI40
User Application
CSIX-to-PI40 IP Core User’s Guide
External
CSIX
Interface
CSIX2PI40_
core
Generic
FIFO
Interface
ORSO82G5_
IPC2
Internal
Register
Interface
External
SYSBUS
PowerPC
Interface
The following Verilog ?les for CSIX-to-PI40 core are provided:
? csix2pi40_core.v for the CSIX-to-PI40 IP core
? orso82g5_chip for top-level module that ties all the application components together
Users can use the csix2pi40_core module as a black box in their system designs. Users may also use
orso82g5_chip.v as a template for their own application
Black Box Considerations
Since the core is delivered as a gate-level netlist, the synthesis software will not re-synthesize the internal nets of
the core. For more information regarding Synplify’s black box declaration, please refer to the Instantiating Black
Boxes in Verilog section of the Synplify Reference Manual.
The core implementation consists of synthesis and place and route sections. Each section is described below. Two
synthesis tools, Synplicity ? Synplify ? and LeonardoSpectrum?, are included in Lattice’s ispLEVER software for
seamless processing of designs. The current IP cores are being tested with EDIF ?ow. The following are the step-
by-step procedures for each synthesis tool to generate the EDIF netlist containing the IP core as a black box.
Synthesis using Synplicity’s Synplify
The step-by-step procedure provided below describes how to run synthesis using Synplify.
1. Launch the Synplify synthesis tool.
2. Select -> Open Project -> Existing Project
navigate to select the following ?le: eval\synthesis\synplicity\user_application\top_001.prj
3. Click on the RUN button. This starts the synthesis process. When complete, the resulting synthesized design
resides in the ?le: TOP.edn.
Synthesis using LeonardoSpectrum
The step-by-step procedure provided below describes how to run synthesis using LeonardoSpectrum.
1. Launch the Leonardo Spectrum synthesis tool.
2. Select -> File -> Run Script
navigate to select the following ?le: eval\synthesis\exemplar\user_application\fpga_syn_001.tcl
20
相关PDF资料
CT0805S14BAUTOG VARISTOR 14VRMS 0805 SMD AUTO
CT1206K17G VARISTOR 17VRMS 1206 SMD
CTB-B-B-15 CIRCUIT BREAKER ROCKER 15A SP BK
CU3225K17AUTOG2 VARISTOR AUTO 17VRMS 3225 SMD
CU3225K250G2K1 VARISTOR STD 250VRMS 3225 SMD
CV10-RP-M-0 CONN JACK STR COAXIAL SMD
CVM50XM MEMBER MOD PIC12C508/PIC12C509
CVM67XM MEMBER MODULE PIC12C671/672
相关代理商/技术参数
CSJ-100 制造商:GREENLEE TOOL CO 功能描述:Digital Open Jaw Clampmeter 制造商:Greenlee Textron Inc 功能描述:CLAMPMETER
CSJ-23 功能描述:EXTRACTION TOOL FOR SCS RoHS:否 类别:工具 >> 插入,抽取 系列:* 标准包装:1 系列:* 其它名称:0011-03-00080011-03-0008-E00110300080011030008-E11-03-0008-E1103000811030008-EQ4729393AT0980176A
CSJ32C1 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32C3 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32C5 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32E1 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32E3 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals
CSJ32E5 制造商:未知厂家 制造商全称:未知厂家 功能描述:HC-49/US SMD Microprocessor Crystals